VHDL: Help understanding time steps/states and concurrency
To fix this issue Concurrency of the comparatorImagine that right after the
clock edge, the state signal has been updated. You've got one clock period
to do a comparison and set the next state.
Date : November 16 2020, 11:00 PM , By : Renaldas A.